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ABSTRACT 
This project explores the potential of implementing fuzzy logic algorithm for traction 
control system using VHDL. Previously, the project on car traction control was done 
by simulation using fuzzy logic approach. The Fuzzy Logic Toolbox in MATLAB 
software is used to create simulation for fuzzy logic system. The challenge of the 
project is to design the control system using hardware description language for future 
implementation on hardware using FPGA. Fuzzy logic controller provides optimum 
control according to the conditions specify. It is useful when the driving condition is 
uncontrolled. The core programming language which will be used as the hardware 
description language is VHSIC Hardware Description Language (VHDL). VHDL is 
used in FPGA - based implementation. The methodology includes designing the 
fuzzy logic controller, development of the algorithm and codes programming. After 
that, the following phase includes testing and troubleshooting. Lastly, carry out the 
documentation. In conclusion, it is possible to develop the algorithm for fuzzy - based 
car traction control system using VHDL. The implementation of the control system 
using VHDL is viable for future implementation onto FPGA. Thus the performance 
of the car traction control would be enhanced 
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1.1 Background of Study 
CHAPTER I 
INTRODUCTION 
The advancement in control system and technology has lead to an improved safety 
feature in automotive industry. Currently, many modem vehicles are equipped with 
the traction control system. This feature is very important in providing a better and 
enhanced safety and performance of vehicles while on road. 
Basically, the word of 'traction' in Oxford Advanced Leamer's Dictionary means the 
capability of a wheel to grip the road without slipping [1 ]. Traction control system 
will prevent the loss of grip on the wheels [2]. Traction control system is beneficial to 
both road and race cars [3]. It enables a car to accelerate and also allows cars to 
maintain the maximum traction in order to reduce wheel slip when the car is under 
acceleration. As mentioned earlier, most modem car manufacturers have offered the 
traction control system and the control system is part of the main component in the 
suspension system of cars [4]. The suspension system enables the vehicle to move on 
rough surface with minimum of bumpy ride and also reduces tendency of loosing 
traction [ 4]. 
These control systems will ensure a smooth driving and also provide an improved 
safety measures to the driver and also the passengers in the vehicle. 
1.2 Problem Statement 
Control system is typically design based on either conventional control method or 
fuzzy logic method [5]. A conventional control method or design initially involves 
understanding of the physical or the objectives of the system and its requirements. 
Then, the control system designer has to develop the model of the system based on 
the understanding from the previous step. The following step is to determine a 
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simplified version of the control system using the linear - control theory. This next 
step involves the development of an algorithm for the simplified control system. The 
final step is the simulation of the control system design. If the results or performance 
from the observation of the simulation does not achieve the requirement, the system 
has to be modified. 
In fuzzy logic design, the designer has to initially understand and determine the 
system behavior through knowledge and experience. This is followed by developing 
the control algorithm using the fuzzy rules. Fuzzy rules explain the relationship 
between inputs and outputs. The final step is to simulate and debug the control 
system design [5]. 
From both types of designing approaches, fuzzy logic approach offers a more simple 
method. The fuzzy rule - based feature is mainly focusing in application instead of 
programming. Fuzzy logic is flexible and tolerant of imprecise data [6]. Fuzzy logic 
controller can deal with complicated and imprecise nonlinear processes [7]. 
Following are the reasons why fuzzy control system is favorable among engineers 
[8]: 
l) Rule - based inference is powerful and easy 
2) Fuzzy control offered efficient technology at low cost for automation in 
industry 
3) Fuzzy control was suitable for practicing engineers and people without 
mathematical background 
4) Fuzzy control could easily deal with nonlinear control problems with 
langnage by introducing human- knowledge into controllers 
5) Fuzzy technology was able to solve problems which had not been solved 
Fuzzy logic plays the major role in the traction control system. Since the traction 
control system needs to determine when the wheels are loosing the grip, fuzzy logic 
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will help the traction control system in decision making in order to take action so that 
the vehicle will maintain at maximum traction. 
The implementation of fuzzy logic controller on standard hardware such as general-
purpose microprocessors is very favorable. Hardware implementation of the fuzzy 
logic controller can be divided into dedicated hardware and standard hardware. In 
dedicated hardware, fuzzy chips are implemented on an Application Specific 
Integrated Circuit (ASIC). The implementation of ASIC offers high speed. 
Unfortunately, once chips are created, no changes can be done. Therefore, the 
implementation of fuzzy logic - based car traction control system on Field 
Programmable Gate Array (FPGA) is considered. The consideration is due to its 
flexibility. FPGA is a semiconductor device that consists of programmable logic 
components and programmable interconnects. FPGA can be reconfigured by user 
and reprogram for many different designs. By using an appropriate electronic design 
automation (EDA) tool, FPGA can produce the desired system design for quick 
prototyping. FPGA can execute desired algorithm instead of a sequence of 
instructions on predefined hardware resources. Designs for FPGA are defined in a 
hardware language such as VHSIC hardware description language (VHDL) and are 
verified by simulation. Many designs can be implemented due to reusability of the 
FPGA. Hence, FPGA is suitable for fast implementation and quick hardware 
verification. 
In the electronic system, the hardware description languages that are most widely 
used are VHDL and Verilog. However, VHDL promotes portable descriptions. This 
is because VHDL is independent of design methodology. It describes the behavior of 
an electronic system. Such description allows simulator to simulate the behavior of 
the system without having to actually construct the system [9]. Therefore, the design 
cycle could be reduced. Thus this project would utilize VHDL as the hardware 
descriptive language. 
In this project, the main concern is implementing traction control system using 
VHDL for future implementation on FPGA. The traction control system will be 
designed using the fuzzy logic approach. In other words, the traction control is an 
implementation of a fuzzy logic controller. 
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1.3 Objectives 
The main objective of this project is to develop the fuzzy logic based control system 
using VHDL for future implementation on FPGA. 
1.4 Scope of Study 
This project only involves with the electronic part of the traction control system. The 
scope of study will not deal with the mechanical part. By leaving the mechanical 
portion out, the outcome of the project will not be affected. The scope of the study is 
divided into the following sections: 
I) Understanding on how fozzy logic based traction control system work 
The understanding is done by using the existing design (previous work) [4]. Then, 
based on the findings from the existing design, the simulation of the fuzzy logic is 
done on MA TLAB. 
2) Development of the fuzzy logic basic traction controller using VHDL for 
hardware implementation 
Upon developing the controller using VHDL, the main blocks for the structure of 
the control system need to be determined. The construction of VHDL coding is 




This project is related to the traction control system, fuzzy logic and FPGA. Thus, 
this section of the report provides the related literature reviews which have been 
thoroughly reviewed. This section will increase the understanding and knowledge 
related to the project. 
2.1 Car Traction Control System 
2.1.1 Traction 
Traction is referring to the car's ability to maintain adhesive friction between the 
vehicle and the surfuce [3]. 
2.1.2 Traction Control System 
The system is consisted of springs and the shock absorbers. The purpose of the 
springs is to sustain the weight and the load of the vehicle. The shock absorbers help 
to reduce and control spring actions. The shock absorber will quickly remove the 
unwanted bouncing when the vehicle travels over holes or bumpy roads. The shock 
absorbers will only allow the necessary spring movement. Thus, the safety and 
performance of the driving will be enhanced. Figure l shows the electronically 
controlled air suspension that consists of the following components [4]: 
I) Sensors 
The sensors will receive the appropriate data and channel to the controller. 
Basically these sensors are used in measuring acceleration and force. 
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II) Electronic Control Unit 
The control unit will receive the data from the sensors. It will process them to 
decide the appropriate actions to be taken according to the data received. In this 
project the control unit will control the damper setting depending on the road 
conditions. 
!!)Dampers 
The functions of the dampers are for controlling the springs. The dampers can be 
medium, soft or super- soft. These dampers are controlled by solenoids valves. 
Wheel Speed 
Sensor 
Figure 1: Car Traction Control [1 0] 
Traction control system deals with the loss of friction during acceleration. The 
control system is also deals with the suspension system which reduces the 
possibility of losing the traction between tires and road surface during cornering 
[4]. 
2.2 Fuzzy Logic 
2.2.1 Fuzzy Logic 
The concept of fuzzy logic was first introduced in 1960's by Professor Lofti Zadeh 
from the University of California at Berkley. Fuzzy logic is a methodology for 
describing operational laws of a system in linguistic terms instead of mathematical 
equations [II]. Fuzzy logic begins with the theory of a fuzzy set. A fuzzy set is a set 
with blurry boundaries. Fuzzy set expresses vague concepts [12]. Fuzzy logic allows 
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the programmer to deal with natural, "linguistic sets" of states, such as very hot, 
warm, cool, cold, etc [5]. Fuzzy logic is able to estimate human decision - making 
using natural - language terms instead of quantitative terms [5].1t is helpful in 
formulating an extremely difficult algorithm solutions. 
"No" 
(a) Classical Logic: Elements are either 
(b) Fuzzy Logic: Allowing elements to exist in between 
Figure 2: Classical Logic versus Fuzzy Logic [13] 
Fuzzy theory is a mathematical theory that describes ambiguities using quantitative 
description [14]. Hence, fuzzy logic caters for elements that are existing in between 
true or false unlike the classical logic. These elements are partially true and false as 
shown in Figure 2. 
The limits of a fuzzy set are governed by degree of membership in a fuzzy set. 
Membership function is a curve that classifies how input is mapped to a degree of 
membership. The degree of membership of an element to a fuzzy set is a 
representation of the degree of the participation of the element to the set. Fuzzy set 
allows each element of X to belong to the set with a membership degree characterized 
by values that vary between 0 and I [ 14]. A typical membership function for a fuzzy 





Figure 3: A Typical Membership Function 
Figure 3 shows that the input for Comer can be classified to Very Smooth, Smooth, 
Rather Sharp, Sharp and Very Sharp. The x- axis represent the input whereas the y-
axis represents the degree of the membership function. 
Figure 4 show the application of fuzzy logic involves three steps: fuzzification, rule 










In this phase, the crisp inputs are converted into fuzzy membership functions. Crisp 
inputs are non - fuzzy inputs. Figures 5 show the differences between crisp sets and 
fuzzy membership sets. 
8 
Middle age Old age 
I . \. , /-""' -~ ',_I \ 





/ / '•. ' 
. /.../ I \ 
20 30 40 50 60 70 / I ~ .... -· \, --·~ ~, -.';:c--;_.-.- " \1. 
Middle age (a) Old age (b) 
Figure 5: Crisp Sets versus Fuzzy Sets; (a) Crisp sets of middle age and old age (b) Fuzzy 
sets of middle age and old age (membership function) [8] 
The development of the membership functions for the inputs is important. These 
membership functions are defined by both a range of values and a degree of 
membership. The variable must be clearly mapped in order to observe which 
membership functions it belongs to and the relative degree to which it is a member. 
This will determine the "weighted" membership in the membership function [13]. 
A variable is allowed to have a weighted membership in several membership 
functions simultaneously. Fuzzy membership functions consist of a range of values 
and can overlap. 
II) Inference Rule Design 
The function of the inference is to relate the outputs action of the controller to the 
observed inputs. This is done after both inputs and outputs have been defmed by the 
membership functions. 
Example: 
If comer is VERY SMOOm, then set front spring rate is VERY STIFF 
If corner is SMOOm, then set front spring rate is STIFF 
If corner is RATHER SHARP, then set front spring rate is ORDINARY 
If corner is SHARP, then set front spring rate is SOFT 
If corner is VERY SHARP, then set front spring rate is VERY SOFT 
These If- Then rules can relate multiple input and output variables. Fuzzy logic 
controller is capable of defining any relationship that can be described in linguistic 
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variables. This is due to the rules that are based on word descriptions instead of 
mathematical expressions. The rules which composed of these variables are also 
weighted since the variables have weighted memberships. Depending on the input 
variable, different rules have different impacts on the controller. 
There are two types of inference systems that can be implemented for any fuzzy 
logic controller: Mamdani - type and Sugeno -type. Mamdani - type of inference 
is most commonly used for a fuzzy logic controller [12]. This type of inference 
expects the membership functions to be fuzzy sets. Thus each of the variable 
outputs needs to be defuzzified. Sugeno - type does not deal with membership 
functions. Hence, this type of inference does not require defuzzification. For this 
project, the author implements Mamdani - type because the outputs of the fuzzy 
logic controller are in the form of fuzzy sets. 
III) Defozzification 
This phase involves producing of crisp output. The fuzzy logic controller must 
produce a meaningful output to the system involves. The meaningful output is 
converted from the internal fuzzy output. The meaningful output is the output that 
can be used by the controlled system. 
2.2.2. Fuzzy Logic Controller 
Fuzzy logic controllers have been widely used in both consumer products and 
industrial process controls. Fuzzy logic controllers are suitable for complicated and 
imprecise processes where mathematical model does not exist. Fuzzy logic controller 
can approximate human mind's behavior which is able to work well under imprecise 
conditions [II] 
2.2.3 Fuzzy Logic Controller on Hardware 
Fuzzy logic controller can be divided into: 
• General purposed fuzzy processors with specialized fuzzy computations 
• Dedicated fuzzy hardware for specific applications 
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The general purposed fuzzy processors offers a fast implementation and flexible 
application but a lower performance. The dedicated fuzzy hardware requires a long 
development time but provides an optimum performance. Recently, the 
implementation on FPGA has been encouraging since FPGA provides a compromise 
between special purpose ASIC hardware and general purposed processors. The 
implementation of fuzzy logic controller on FPGA is attractive due to the greatly 
reduced development time. [15] 
2.3 Discussion 
From the reading done in the existing design [4], the author had able to identity 3 
inputs and two outputs for the car traction control system. Following are the lists of 
the inputs and outputs along with their membership functions for the fuzzy logic 
based car traction control system: 
• First Input - Sharpness of the Corners 
Membership Functions (MF): 

















• Output- Spring Rate of Front and Rear Wheel 
MF: 





Each of these membership functions is representing certain range of input and outputs 
values. The representation of the values can be observed in Table I to Table 5. 
Table 1: Membership functions for input parameters (Load) 
MF MFValues 
Equivalent weight of 
passengers (kg) 
NOT HEAVY 0-0.333 0-233.1 
HEAVY 0.167-0.5 116.9-350 
Table 2: Membership functions for input parameters (Corner) 
MF MFValues 
Equivalent steering angle 
(0) 
VERY SMOOTH 0-0.333 0-119.88 
SMOOTH 0.167-0.5 60.12-180 
RATHER SHARP 0.333 - 0.667 119.88-240.12 
SHARP 0.5-0.833 180-299.88 
VERY SHARP 0.667-1.0 240.12-360 




VERY SLOW 0-0.333 0-59.94 
SLOW 0.167-0.5 30.06-90 
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RATHER FAST 0.333 - 0.667 59.94- 120.06 
FAST 0.5-0.833 90-149.94 
VERY FAST 0.667-1.0 120.06-180 




VERY SOFT 0-0.333 0-33.3 
SOFT 0.167-0.5 16.7-50.0 
ORDINARY 0.333 - 0.667 33.3-66.7 
STIFF 0.5-0.833 50.0-83.3 
VERY STIFF 0.667-1.0 66.7- 100 




VERY SOFT 0-0.333 0-33.3 
SOFT 0.167-0.5 16.7-50.0 
ORDINARY 0.333- 0.667 33.3-66.7 
STIFF 0.5-0.833 50.0-83.3 
VERY STIFF 0.667-1.0 66.7- 100 
These inputs and outputs of the control system are governed by a set of if - then 
rules. For this project, Table 6 shows the rules which enable the control system to get 
stabilized according to the given inputs. 
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Table 6: If- Then Rules 
If Then 
Corner Load Speed 
Front Spring Rear Spring 
Rate Rate 
VERY 
NOT HEAVY VERY FAST VERY STIFF VERY SOFT 
SMOOTH 
VERY RATHER 
HEAVY VERY STIFF VERY SOFT 
SMOOTH FAST 
VERY 
HEAVY FAST VERY STIFF VERY SOFT 
SMOOTH 
VERY 
HEAVY VERY FAST VERY STIFF VERY SOFT 
SMOOTH 
SMOOTH NOT HEAVY VERY FAST STIFF SOFT 
SMOOTH RATHER 
HEAVY STIFF SOFT 
FAST 
SMOOTH HEAVY FAST STIFF SOFT 
SMOOTH HEAVY VERY FAST STIFF SOFT 
RATHER 
NOT HEAVY VERY FAST ORDINARY ORDINARY 
SHARP 
RATHER RATHER 
HEAVY ORDINARY ORDINARY 
SHARP FAST 
RATHER 
HEAVY FAST ORDINARY ORDINARY 
SHARP 
RATHER 
HEAVY VERY FAST ORDINARY ORDINARY 
SHARP 
SHARP NOT HEAVY VERY FAST SOFT STIFF 
SHARP RATHER 
HEAVY SOFT STIFF 
FAST 
SHARP HEAVY FAST SOFT STIFF 
SHARP HEAVY VERY FAST SOFT STIFF 
VERY 
NOT HEAVY VERY FAST VERY SOFT VERY STIFF 
SHARP 




HEAVY FAST VERY SOFT VERY STIFF 
SHARP 
VERY 
HEAVY VERY FAST VERY SOFT VERY STIFF 
SHARP 
Based on these fmdings, the author will able to proceed to simulation of the control 
system in MATLAB Eventually, the author could continue to develop algorithm for 




This chapter describes the methodology involved in order to achieve the objective. 
The methodology begins with the simulation of the whole fuzzy logic controller in 
MA TLAB. This is then followed by the development of the algorithms. 
3.1 The Overall Fuzzy Logic Controller Simulation 
Before developing the algorithms for the control system, the simulation of the fuzzy 
logic controller design in MA TLAB is recommended. The simulation is to verizy that 
the control design is practical to be implemented. It is unreasonable and wasting of 
time to develop algorithms of an uncertain design. 
The author utilized the MATLAB's Fuzzy Logic Toolbox to create and edit fuzzy 
logic controller. The author conveniently made use of the graphical user interface 
(GUI) tools that are user- friendly in simulating the fuzzy logic based control design. 
The toolbox provides the Fuzzy Inference System (FIS) Editor, the Membership 
Function Editor, the Rule Editor and the Rule Viewer [12]. 
Following are the editors in the Fuzzy Logic Toolbox used by the author to perform 
specific functions for the simulation. 
3.1.1 The FIS Editor 
The FIS Editor deals with the high - level issues of a system (e.g. numbers of inputs 
and outputs, the names for the inputs and outputs). Figure 6 show the main screen for 
the FIS Editor. From this figure, the author defined the numbers of inputs and output, 
the type of inference used. and the type of the defuzzification used. There were three 
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Figure 6: MATLAB PIS Editor Main Screen 
3.1.2 The Membership Function Editor 
In this editor, the author defmed the shapes of all membership function related to 
each variable and the number of the membership functions required for each input or 
output. 
3.1.3 The Rule Editor 
The author edited the list of if - then rules that describe the characteristic of the 
system in this editor. Figure 7 shows that the author had included the rules that as 
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Figure 7: MATLAB Rule Editor Main Screen 
3.2 Architecture, Design Specification & Familiarize with VHDL Coding 






Figure 8: The Block Diagram for a Fuzzy Logic Controller [15] 
Each of these main blocks consists of multiple sub- blocks [15]. Then, the author 
decided to begin developing the algorithms with fuzzification. 
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Multiplication I ) Subtraction / 
p 
~ Comparator 
Figure 9: The Block Diagram for Fuzzification [15] 
The author's main focus was the fuzzification block. The author started by writing 
the coding for the individual sub - blocks. In this project, the concerned sub - blocks 
were subtraction, multiplication and comparator as shown in Figure 9. VHDL codes 
were entered using the Aldec Active HDL 5.1. Each of the VHDL coding for each 
sub - block were stored in separate source files. Different source files were then 
saved in a common design or workspace. Figure I 0 shows that the individual source 
codes were kept in the common workspace. This would allow author to recall these 
codes easily. These codes were then compiled to check for syntax errors. 
3.4 Integrating All Sub- Blocks 
The completed individual sub - blocks were then combined to become one main 
block. The written code for the main block was also compiled for syntax errors. 
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11 USE ieee.std_logie_arith.all; 
12 
13 Entity fuzzification IS 
14 PORT (a: IN DITEGER RANGE -256 TO 255 
15 xl, X2, x3: OUT S!D_LO~lC; 
16 reault: INOUT IIITEGER 
17 prod: OUT IITBOBR } ; 
18 
19 End fuz~r.ification; 
0 
ARCHITECTURE signed of fuzzification IS 
23 CONSTANT b: DITEGER :o=lO; 
?4 CONSTANT x: IlfJEOER :=O; 
5 CONSTANT c: DlfESER :=5; 
7 BEGIN 
'+:: ~:= i+l!! 1'«1 ~ 
~ : ' ~ ~ ~ ~ "{~ : t~ ~ 
• I I &I fit~s -- ~~mC ... ,.':::JReso... . : ~ design fl~ ~fuzzification .. · r~fmiJJtipli-Br(.:·_- ~ -SUb~test.Yhd ~ comparat_or... ~Juzzifi_cation ... 
. , # Deaion: 6:56 AH, !lond8y, Hay 0'7, 2007 
"# Design: Opening design "c:\!y_Design\Testinq\Testing.adf" 
· # ELBREAD: El8boration process • 
. , # I:LBREAD: Elaboration time 0.1 [s]. 
" # Error: You do not have valid license to run TCL scripting. 
· # Error: Contact A.ldec :for or:det:ing information- sales@aldec.com . 
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Figure 10: Aldec Active HDL 5.1 Main Screen 
3.5 Simulation & Design Verification 
The author used Aldec Active HDL 5.1 for simulation and design verification. A test 
bench is used for testing VHDL designs in VHDL environment [16]. The design is 
checked by applying signals or stimuli and monitoring the outcomes. The author 
observed the response through output waveforms. 
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CHAPTER4 
RESULTS & DISCUSSION 
This chapter will discuss results from two main parts. The first part would be the 
results from MATLAB. Then, this chapter will cover the outcome from the 
construction of the VHDL coding. The main idea of this control system is to get the 
system back to neutral or stable during cornering. All inputs and outputs were 
governed by Table 6. 
4.1 Simulation Using MATLAB 
The simulation of the fuzzy logic controller had been done using MATLAB. After 
defining each of the inputs together with its membership function, the following 
graphs were obtained. Figure 11 to Figure 15 show the membership functions for 
inputs and outputs correspondingly to Table 1 to Table 5. 
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Figure 12: Membership Function for Load Input 
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Figure 13: Membership Function for Speed Input 
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Figure 14: Membership Function for Front Spring Rate Output 
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Figure 15: Membership Function for Rear Spring Rate Output 
The if- then rules from Table 6 were then applied to the MA TLAB by defining these 
rules using the Rule Editor as shown in Figure 7. Then the outcome was observed 
from the Rule Viewer which displayed the overall of the fuzzy inference process. The 
results were based on the defined inference rules. The Rule Viewer allows users to 
observe how each membership function is affected accordingly to each inference rule 
when the inputs are applied. 
Several set of inputs were given to verilY the fuzzy logic controller. Figure 16 shows 
the results for the first set of inputs. Firstly the comer input was maintained at the 
very smooth condition (comer= -4), then the comer was made heavy (load= 1.49) 
and the speed was given rather fast (speed= 0). Thus, according the rules in Table 6, 
the rule no. 6 was in active. This could be observed from all three inputs were 
highlighted in yellow in the 6th row. From Figure I 6, the front spring rate indicates 
stiff and the rear spring rate indicates soft. 
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Figure 16: Rule Viewer When Corner = -4, Load = 1.49 and Speed= 0 
For the set of inputs, comer input was sharp (comer= 3.5), load is heavy (load = 
1.49) and speed was rather fast (speed= 0). Referring to Table 6, the rule no. 14 was 
in active (all inputs are highlighted). The result of the front spring rate show soft and 
the rear spring rate shows stiff as displayed in Figure 17. 
The last set of inputs shows that the comer input was rather sharp (comer = 0), load 
was heavy (load=l.49) and speed is rather fast (speed= 0). Figure 18 shows that the 
front spring rate is soft and the rear spring rate is stiff. This verified from the if- then 
rules from Table 6. 
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Figure 17: Rule Viewer When Comer= 3.5, Load= 1.49 and Speed= 0 
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Figure 18: Rule Viewer When Comer = 0, Load = 1.49 and Speed = 0 
4.2 The Development ofVHDL Coding 
The fuzzy logic controller consists of the main blocks which are fuzzification, 
inference and defuzzification. Due to the complexity of the project, the author would 
only focus on the fuzzification block. From Figure 9, the fuzzification block is made 
up of subtraction, comparator and multiplication sub blocks. 
In Figure 9, the input that was given to the fuzzification block would be diverting to 
two different routes. One would enter the comparator. The input would also enter the 
subtractor. The purpose of the comparator is to determine whether the input given is 
negative, positive or zero. The subtractor would subtract the input from the centre 
point of affected fuzzy set [15]. The results from the subtractor would be multiplied 
by the positive slope [15]. Finally, the output from both the multiplication sub- block 
and the comparator would determine the output of the overall fuzzification block. 
The project was implemented by using VHDL. VHDL can be used to describe the 
behavior or structure of the digital system. By using the Aldec Active- HDL 5.1, the 
outcomes from the simulation and design verification of the individual sub - blocks 
were observed through the output waveforms. 
Figure 19 shows the output waveform of the simulation for subtractor sub - block. 
Since it is individual, thus the input (indicated by 'a') was subtracted from a constant. 
The constant was set to I 0. The simulation lasted for 200 ns. The input was increased 
by 2 for every l 0 ns. These specifications were defined in the source code. The 
'result' indicates the results of the subtraction between 'a' and the constant. 
Name 
-o result 
.. - ·-··-- - -
Figure 19: The Simulation Results for Subtractor 
Figure 20 shows the output waveform of the design simulation for multiplication sub 
- block. The sub - block is also individual designed. The block had two inputs. The 
first input (indicated by 'a') was multiplied with the second input (indicated by 'b'). 
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In this simulation, the duration was also 200 ns. The input 'a' was increased by 2 for 
every I 0 ns. Whereas the 'b' input was increased by 6 for every 20 ns. These 
specifications were defined in the source code. The 'prod' indicates the results of the 
multiplication between 'a' and 'b'. 
Figure 20: The Results for Multiplication 
Figure 21 shows the output waveform of the design simulation for comparator sub -
block;. The sub - block was indeed individual designed. The block had also two 
inputs. The first input (indicated by 'a') was compared to the second input (indicated 
by 'b'). T duration for the simulation was 200 ns. The input 'a' was increased by 2 
for every 10 ns. Whereas the 'b' input was decreased by 1 for every 10 ns. These 
specifications are defined in the source code. The 'xl', 'x2' and 'x3' indicate the 
results ofthe comparison between 'a' and 'b'. 'xl' is equal! when 'a' is larger than 
'b'. 'x2' is equal to 1 when 'a' is the same as 'b'. Finally, 'x3' is equal to one when 
'a' is smaller than 'b'. 
Figure 21: The Simulation Results for Comparator 
The VHDL coding for the individual sub- block; is included in Appendix A. The next 
step is to proceed with the integration of all three sub blocks. Figure 22 shows the 
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Figure 22: The Output Waveform of Verification for the Integrated Sub- Block 
For Figure 22, 'a' was given the input according to defined input in the source code 
for the test bench of the integrated sub - blocks. 'result' was the results of the 
subtraction operation. 'a' was subtracted from a constant. The constant was set as I 0. 
Then the difference is multiplied with another constant was set to 15. This is defined 
in the test bench source code. The author assumed the value of the positive slop to be 
15. The assumption was made to reduce the complexity. 'xl', 'x2' and 'x3' were the 
results for the comparator. This time, the duration of the verification was 3500 ns. 
The purpose was to observe the outcomes for various inputs given. In this project, the 
author concentrated in constructing the structure of the fuzzification. Thus to reduce 
the complexity, the author used integer for number representation. 
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CHAPTERS 
CONCLUSION & RECOMMENDATIONS 
This chapter reviews and concludes the project while highlighting some of the 
difficulties encountered and how to overcome them. Some recommendations are 
included to suggest for further improvement and for future progress 
5.1 Conclusion 
The main component of VHDL coding for the main structure of fuzziftcation is 
successfully completed. From the successful simulation results obtained as well as the 
output waveform from the design verification in Chapter 4, the objective set initially, 
had already been achieved. 
The project had been carried out for two semesters. The first semester was mainly 
focus on the preliminary research work. The research work deals with a gist of 
existing car traction control, fuzzy logic and fuzzy logic controller. The second 
semester work mainly more on developing VHDL coding for specifically 
fuzziftcation which to be used eventually for fuzzy logic based car traction control 
system. 
The main challenges faced by the author were familiarizing the concept of fuzzy 
logic and learning new language VHDL. The course is not included in the syllabus in 
the university. The author used examples of application of fuzzy logic controller so 
that the author could understand how fuzzy logic works for car traction control 
system. Besides that, VHDL is totally different from the programming courses such 
as C and C++ which were taught in the university. Therefore, the author solely 
depended on self- study and self- exploration. 
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Besides that, the author had some difficulties in developing the source code for 
decimal number representation. Therefore, the author used integer in all source code 
to reduce the complexity. 
5.2 Recommendations for Future Works 
Even though the VHDL coding for the main structure is completed, the coding could 
be improved by modizying the completed coding, such that it can cater for decimal 
numbers which gives more meaningful for the implementation of the control system. 
The development ofVHDL coding for fuzzification can also be further improved by 
developing other main blocks which also included in the fuzzy logic controlleL The 
other two main blocks are inference and defuzzification. Each of these main blocks 
consists of several other sub blocks. 
Eventually, the three completed main blocks can be integrated to form a complete 
form of fuzzy logic controller algorithm. The algorithm can be used to implement on 
FPGA in future development. 
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VHDL SOURCE CODES 
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-- VHDL Source Code For Subtractor --
-- Author: Adibah Mohd Ismail 
-- ID: 4168 
LffiRARY ieee; 
USE ieee.std _logic _1164.ALL; 
USE ieee.std _logic_ arith.AII; 




a: IN INTEGER RANGE -256 TO 255; 
result: OUT INTEGER RANGE -256 to 255 
END sub_ entity; 
ARCHITECTURE sub_entity OF sub_entity IS 
CONSTANT b: INTEGER :=10; 
BEGIN 
result <= CONY _INTEGER(a-b ); 
END sub_ entity; 
38 
-· VHDL Source Code For Multiplication --
-- Author : Adibah Mohd Ismail 
-- ID :4168 
LIBRARY ieee; 
USE ieee.std _logic _1164.all; 
USE ieee.std _logic_ arith.all; 
ENTITY multiplierl IS 
PORT (a,b: IN INTEGER RANGE -256 TO 255; 
prod: OUT INTEGER ); 
END multiplierl; 
ARCIDTECTURE behavior OF multiplier! IS 
BEGIN 
prod <=a* b; 
END behavior; 
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-· Source Code For Comparator 
-- Author: Adibah Mohd Ismail 
-- ID : 4168 
LffiRARY ieee; 
USE ieee.std_Iogic_1164.all; 
USE ieee.std _logic_ arith.all; 
Entity comparator IS 
GENERIC (n: INTEGER); 
PORT (a,b: IN INTEGER; 
xl, x2, x3: OUT STD_LOGIC); 
End comparator; 
ARCHITECTURE signed of comparator IS 
BEGIN 
x1 <= '1' WHEN a>b ELSE '0'; 
x2 <= '1' WHEN a=b ELSE '0'; 
x3 <= '1' WHEN a<b ELSE '0'; 
END SIGNED; 
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--Source Code For Integrated Subtype- Blocks (Fuzzification) 
--Author: Adibah Mohd Ismail 
--ID :4168 
LffiRARY ieee; 
USE ieee.std _logic _l164.all; 
USE ieee.std_logic_arith.all; 
Entity fuzzification IS 
PORT (a: IN INTEGER RANGE -256 TO 255 ; 
xi, x2, x3: OUT STD _LOGIC; 
result: INOUT INTEGER ; 
prod: OUT INTEGER ); 
End fuzzification; 
ARCHITECTURE signed offuzzification IS 
CONSTANTb: INTEGER :~10; 
CONSTANTx: INTEGER :=0; 
CONSTANT c: INTEGER :=5; 
BEGIN 
xl <='l'WHEN a>xELSE '0'; 
x2 <= 'l' WHEN a=x ELSE '0'; 
x3 <= 'I' WHEN a<x ELSE '0'; 
result<= CONY _INTEGER( a-b); 




TEST BENCH SOURCE CODES 
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-- Test Bench For Subtractor 
-- Author: Adibah Mohd Ismail 
-- ID: 4168 
LffiRARY ieee; 
USE ieee.std _logic _1164.ALL; 
USE ieee.std_logic_arith.All; 
ENTITY sub_ entity IS 
PORT 
( 
a: IN INTEGER RANGE -256 TO 255; 
result: OUT INTEGER RANGE -256 to 255 
); 
END sub_ entity; 
ARCHITECTURE sub_ entity OF sub_ entity IS 
CONSTANT b; INTEGER :=10; 
BEGIN 
result<= CONV INTEGER( a-b); 
END sub_ entity; 
entity test_ bench_ sub is 
end test_ bench_ sub; 
architecture test_ bench_ sub of test_ bench _sub is 
component sub_ entity 
port ( 
a:IN INTEGER RANGE -256 TO 255; 
result: OUT INTEGER RANGE -256 to 255); 
end component sub_ entity; 
signal a; INTEGER range -30 TO 255 ; 
signal result: INTEGER range -256 TO 255; 
begin 
UUT; sub_entity 




a <= 5 ; wait for 50 ns; 
a <= 0 ; wait for 50 ns; 
a <=5 ;wait for 50 ns; 
a <= lO;wait for 50 ns; 
a <= 50;wait for 50 ns; 





-·Test Bench For Multiplication 
•• Author: Adibah Mohd Ismail 
•• ID: 4168 
LIBRARY ieee; 
USE ieee.std _logic _1164.all; 
USE ieee.std _logic_ arith.all; 
ENTITY multiplier1 IS 
PORT (a,b: IN integer RANGE -256 TO 255; 
prod: OUT integer); 
END multiplier 1 ; 
ARCHITECTURE behavior OF multiplier! IS 
BEGIN 
prod <=a* b; 
END behavior; 
entity test_ bench_ mult is 
end test_ bench_ mult; 
architecture test_ bench_ mult of test_ bench_ mult is 
component multiplier! 
port( 
a,b:IN INTEGER RANGE -256 TO 255; 
prod: OUT INTEGER ); 
end component multiplier!; 
signal a: INTEGER ; 
signal b: INTEGER ; 
signal prod: INTEGER; 
begin 
UUT: multiplier] 
port map(a=>a, b=>b, prod =>prod); 
STIM1 :process 
begin 
a<= -5; wait for 50 ns; 
a <= 0 ; wait for 50 ns; 
a <=5;wait for 50 ns; 
a <= 1 O;wait for 50 ns; 
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a<= 60;wait for 50 ns; 
a <= 150;wait for 100 ns; 
a <= 170;wait for 200 ns; 
a<= 210;wait for 150 ns; 





b <= -10; wait for 50 ns; 
b <= 8 ; wait for 50 ns; 
b <=O;wait for 50 ns; 
b <= -1 OO;wait for 50 ns; 
b <= 60;wait for 50 ns; 
b <= 2;wait for 50 ns; 
b <= -20;wait for 100 ns; 
b <= 190;wait for 200 ns; 
b <= 500;wait for 150 ns; 
b <= 760;wait for 200 ns; 
wait; 
end process; 
end test_ bench_ mu1t; 
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-- Test Bench For Comparator --
--Author: Adibah Mohd Ismail --
--10 :4168 
LIBRARY ieee; 
USE ieee.std _logic _ll64.all; 
USE ieee.std _logic_ arith.all; 
Entity comparator IS 
PORT (a,b: IN INTEGER; 
xi, x2, x3: OUT STD _LOGIC); 
End comparator; 
ARCHITECTURE signed of comparator IS 
BEGIN 
xi <""'I' WHEN a>b ELSE '0'; 
x2 <"" 'l' WHEN a""b ELSE '0'; 
x3 <"" 'l' WHEN a<b ELSE '0'; 
END SIGNED; 
LlliRARY ieee; 
USE ieee.std_Iogic _1164.all; 
USE ieee.std_logic_arith.all; 
entity test_ bench_ comp is 
end test_bench_comp; 
architecture test_ bench_ comp of test_ bench_ comp is 
comPQnent comparator 
port( 
a,b:IN INTEGER RANGE -256 TO 255; 
xl, x2, x3: OUT STD _LOGIC); 
end comPOnent comparator; 
signal a: INTEGER ; 
signal b: INTEGER ; 




port map(a=>a, b=>b, x1=>x1, x2=>x2, x3=>x3 ); 
STIM 1 :process 
begin 
a<= -5 ; wait for 100 ns; 
a<= 8; wait for 100 ns; 
a <=5;wait for 100 ns; 
a <= 1 O;wait for 1 00 ns; 
a <= 280;wait for 100 ns; 
a<= 150;wait for 100 ns; 
a<= 170;wait for 200 ns; 
a <"' 21 O;wait for 150 ns; 





b <= -10; wait for 100 ns; 
b <= 8; wait for 100 ns; 
b <=O;wait for 100 ns; 
b <= -1 OO;wait for 1 OOns; 
b <= 60;wait for 100 ns; 
b <= 2;wait for 100 ns; 
b <= 150;wait for 100 ns; 
b <= I 90;wait for 200 ns; 
b <= 450;wait for 150 ns; 





--Test Bench For Integrated Sub~ Blocks (Fuzzification) --
--Author: Adibah Mohd Ismail 
--ID :4168 
LffiRARY ieee; 
USE ieee.std ~logic ~1164.all; 
USE ieee.std ~logic~ arith.all; 
Entity fuzzification IS 
PORT (a: IN INTEGER RANGE -256 TO 255 ; 
x1, x2, x3: OUT STD~LOGIC; 
result: INOUT INTEGER ; 
prod: OUT INTEGER); 
End fuzzification; 
ARCHITECTURE signed offuzzification IS 
CONSTANT b: INTEGER :~10; 
CONSTANT x: INTEGER :=0; 
CONSTANT c: INTEGER :~5; 
BEGIN 
xl <~ '1' WHEN a>x ELSE '0'; 
x2 <~ '1' WHEN a~ ELSE '0'; 
x3 <= '1' WHEN a<x ELSE '0'; 
result<= CONY~ INTEGER( a-b); 
prod <= c * result; 
END signed; 
LIBRARY ieee; 
USE ieee.std ~logic~ 1164 .all; 
USE ieee.std ~logic~ arith.all; 
entity test~ bench~ fuzzification is 
end test~ bench~ fuzzification; 
architecture test~ bench~ fuzzification of test~ bench_fuzzification is 
component fuzzification 
port( 
a: IN INTEGER ; 
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prod: OUT INTEGER ; 
result: IN OUT INTEGER ; 
xl, :x2, x3: OUT SID_ LOGIC); 
end component fuzzification; 
signal a: INTEGER RANGE -50 TO 600 ; 
signal prod: INTEGER; 
signal result: INTEGER ; 
signal xl,x2,x3: SID _LOGIC; 
begin 
UUT: fuzzification 
port map(a=>a, prod=>prod, result=>result, xl =>xl, x2=>x2, x3=>x3 ); 
STIMl :process 
begin 
a<= -5 ; wait for 150 ns; 
a<= 0 ; wait for 150 ns; 
a <=5 ;wait for 200 ns; 
a <= 1 O;wait for 200 ns; 
a <= 60;wait for 200 ns; 
a<= 150;wait for 150 ns; 
a <= "20;wait for 250 ns; 
a <= 21 O;wait for 150 ns; 
a <= 1 OO;wait for 200 ns; 
a <= -45 ; wait for 150 ns; 
a<= 30; wait for 150 ns; 
a <=250;wait for 200 ns; 
a <= 5 50;wait for 200 ns; 
a <= 450;wait for 200 ns; 
a <= 130;wait for 150 ns; 
a<= 270;wait for 250 ns; 
a <= 99;wait for 150 ns; 
a<= -16;wait for 200 ns; 
wait; 
end process; 
end test_ bench_ fuzzification; 
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